

(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(19) World Intellectual Property Organization  
International Bureau



(43) International Publication Date  
21 June 2001 (21.06.2001)


PCT

(10) International Publication Number  
**WO 01/45108 A1**

- (51) International Patent Classification<sup>7</sup>: **G11C 7/00**, 16/06, 17/00, 11/00, 7/02
- (21) International Application Number: PCT/US00/33562
- (22) International Filing Date:  
11 December 2000 (11.12.2000)
- (25) Filing Language: English
- (26) Publication Language: English
- (30) Priority Data:  
09/464,898 16 December 1999 (16.12.1999) US
- (71) Applicant: **OVONYX, INC.** [US/US]; 1675 W. Maple Road, Troy, MI 48084 (US).
- (72) Inventors: **LOWREY, Tyler**; 516 Mill River Lane, San Jose, CA 95134 (US). **WICKER, Guy, C.**; 1980 Larsen Place, Santa Clara, CA 95051 (US).
- (74) Agents: **SCHLAZER, Philip, H.** et al.; Energy Conversion Devices, Inc., 1675 W. Maple Road, Troy, MI 48084 (US).
- (81) Designated States (*national*): AU, BR, CA, CN, IN, JP, KR, MX, NO, RU, SG, UA.
- (84) Designated States (*regional*): European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE, TR).
- Published:  
— With international search report.

[Continued on next page]

(54) Title: PROGRAMMABLE RESISTANCE MEMORY ARRAYS WITH REFERENCE CELLS



(57) Abstract: A memory system (110) comprising memory cells (120) and reference cells (131A-142A, 131B-142B) each including a programmable resistance element. The resistance state of a memory cell (120) is determined by comparing a sense signal (551) developed by the memory cell (120) with a reference signal (552) developed by one or more of the reference cells (131A-142A, 131B-142B). The programmable resistance elements (M) may comprise a phase-change material.

WO 01/45108 A1

**WO 01/45108 A1**

---



*For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.*

**PROGRAMMABLE RESISTANCE MEMORY ARRAYS**  
**WITH REFERENCE CELLS**

**FIELD OF THE INVENTION**

5           The present invention relates generally to electrically programmable memory arrays. More specifically, the present invention relates to circuitry for reading data from an array of programmable resistance elements.

**BACKGROUND OF THE INVENTION**

10           Programmable resistance memory elements formed from materials that can be programmed to exhibit at least a high or low stable ohmic state are known in the art. Such programmable resistance elements may be programmed to a high resistance state to store, for example, a logic ONE data bit or programmed to a low resistance state to store a logic ZERO data bit.

15           One type of material that can be used as the memory material for programmable resistance elements is phase-change material. Phase-change materials may be programmed between a first structural state where the material is generally more amorphous (less ordered) and a second structural state where the material is generally more crystalline (more ordered). The term "amorphous", as  
20           used herein, refers to a condition which is relatively structurally less ordered or more disordered than a single crystal and has a detectable characteristic, such as high electrical resistivity. The term "crystalline", as used herein, refers to a condition which is relatively structurally more ordered than amorphous and has lower electrical resistivity than the amorphous state.

25           The phase-change materials may be programmed between different detectable states of local order across the entire spectrum between completely amorphous and completely crystalline states. That is, the programming of such materials is not required to take place between completely amorphous and completely crystalline states but rather the material can be programmed in  
30           incremental steps reflecting (1) changes of local order, or (2) changes in volume of two or more materials having different local order so as to provide a "gray scale" represented by a multiplicity of conditions of local order spanning the spectrum

between the completely amorphous and the completely crystalline states. For example, phase-change materials may be programmed between different resistive states while in crystalline form.

A volume of phase-change material may be programmed between a more ordered, low resistance state and a less ordered, high resistance state. A volume of phase-change is capable of being transformed from a high resistance state to a low resistance state in response to the input of a single pulse of energy referred to as a "set pulse". The set pulse is sufficient to transform the volume of memory material from the high resistance state to the low resistance state. It is believed that application of a set pulse to the volume of memory material changes the local order of at least a portion of the volume of memory material. Specifically, it is believed that the set pulse is sufficient to change at least a portion of the volume of memory material from a less-ordered amorphous state to a more-ordered crystalline state.

The volume of memory material is also capable of being transformed from the low resistance state to the high resistance state in response to the input of a single pulse of energy which is referred to as a "reset pulse". The reset pulse is sufficient to transform the volume of memory material from the low resistance state to the high resistance state. While not wishing to be bound by theory, it is believed that application of a reset pulse to the volume of memory material changes the local order of at least a portion of the volume of memory material. Specifically, it is believed that the reset pulse is sufficient to change at least a portion of the volume of memory material from a more-ordered crystalline state to a less-ordered amorphous state.

The use of phase-change materials for electronic memory applications is known in the art. Phase-change materials and electrically programmable memory elements formed from such materials are disclosed, for example, in U.S. Patent Nos. 5,166,758, 5,296,716, 5,414,271, 5,359,205, 5,341,328, 5,536,947, 5,534,712, 5,687,112, and 5,825,046 the disclosures of which are all incorporated by reference herein. Still another example of a phase-change memory element is provided in U.S. Patent Application No. 09/276,273, the disclosure of which is also incorporated herein by reference.

It is important to be able to accurately read the resistance states of programmable resistance elements which are arranged in a memory array. The present invention describes an apparatus and method for accurately determining the resistance states of programmable resistance elements arranged as memory cells in a memory array. Background art circuitry is provided in U.S. Patent No. 4,272,833 which describes a reading apparatus based upon the variation in the threshold levels of memory elements, and U.S. Patent No. 5,883,827 which describes an apparatus using a fixed resistance element to generate reference signals. Both U.S. Patent No. 4,272,833 and U.S. Patent No. 5,883,827 are incorporated by reference herein.

#### **SUMMARY OF THE INVENTION**

An object of the present invention is to provide circuitry for accurately reading the resistance state of programmable resistance elements. Another objects of the present invention is to provides methods for accurately reading the resistance states of programmable resistance elements.

These and other objects are satisfied by a memory system, comprising:

one or more memory cells, each of the memory cells including a programmable resistance element programmable to at least a first resistance state and a second resistance state;

one or more reference cells, each of said reference cells including a programmable resistance element programmable to at least the first resistance state and the second resistance state; and

a comparison circuit in electrical communication with the memory cells and with the reference cells, the comparison circuit adapted to compare at least one sense signal developed by at least one of the memory cells with at least one reference signal developed by at least one of the reference cells and to provide at least one output signal in response to the comparisons.

These and other objects are satisfied by a memory system, comprising:

one or more memory cells, each of the memory cells including a programmable resistance element programmable to at least a first resistance state and a second resistance state;

5 one or more reference cells, each of the reference cells including a programmable resistance element programmable to at least the first resistance state and the second resistance state; and

a comparison circuit in electrical communication with the memory cells and with the reference cells, the comparison circuit adapted to compare a sense signal developed by one of the memory cells with a reference signal developed by at least one of the reference cells and to provide an output signal in response to the comparison.

These and other objects are satisfied by a memory system, comprising:

at least a first and a second memory array, each of the arrays comprising:

15 one or more memory cells, each of the memory cells including a programmable resistance element programmable to at least a first resistance state and a second resistance state;

one or more reference cells, each of the reference cells including a programmable resistance element programmable to at least the first resistance state and the second resistance state; and

20 a comparison circuit in electrical communication with the first and second arrays, the comparison circuit adapted to compare at least one sense signal developed by at least one of the memory cells of the first array with at least one reference signal developed by at least one of the reference cells of the second array, the comparison circuit adapted to compare at least one sense signal developed by at least one of the memory cells of the second array with at least one reference signal developed by at least one of the reference cells of the first array, the comparison circuit adapted to provide at least one output signal in response to the comparisons.

These and other objects are satisfied by a memory system, comprising:

30 at least a first programmable resistance element programmable to at least a first resistance state and a second resistance state;

at least a second programmable resistance element programmable to at least the first resistance state and the second resistance state, the second element programmed to the first resistance state;

5 at least a third programmable resistance element programmable resistance element programmable to at least the first resistance state and the second resistance state, the third element programmed to the second resistance state; and

a comparison circuit in electrical communication with each of the resistance elements, the comparison circuit adapted to compare a sense signal developed by the first element with at least one reference signal developed by at least the second  
10 element and/or the third element, and to provide at least one output signal in response to the comparisons.

These and other objects are satisfied by a memory system, comprising:

a memory cell comprising a programmable resistance element programmable to at least a first resistance state and a second resistance state, the memory cell  
15 interconnecting a row line and a column line; and

a power line, distinct from the row line and the column line, coupling the memory cell to a power source.

These and other objectives of the invention are satisfied by a method of reading a memory cell, the memory cell including a programmable resistance  
20 element programmable to at least a first resistance state and a second resistance state, the method comprising the steps of:

providing one or more reference cells, each of the reference cells including a programmable resistance element programmable to at least the first resistance state and the second resistance state;

25 developing a sense signal by directing a current through the memory cell;  
developing at least one reference signal by directing at least one current through at least one of the reference cells;

comparing the sense signal with the at least one reference signal; and

providing an output signal in response to the comparing step.

30 These and other objects are satisfied by a method of reading a memory cell, the memory cell comprising a programmable resistance element programmable to

at least a first resistance state and a second resistance state, the memory cell interconnecting a row line and a column line, the method comprising the steps of:

directing the column line to a first voltage level;

5 directing the row line to a second voltage level sufficient to cause a current to flow through the programmable resistance element, the current directing the column line to a third voltage level; and

comparing the third voltage level to a reference voltage.

These and other objects are satisfied by a method of operating a memory cell, the memory cell interconnecting a column line and a row line, the memory cell  
10 including a programmable resistance element programmable to at least a first resistance state and a second resistance state, the programmable element having at least a first and second terminal, the first terminal coupled or selectively coupled to the column or the row line, the second terminal coupled or selectively coupled to a third line distinct from the column and row lines, the method comprising the steps  
15 of:

reading data from the programmable element, the reading step comprising the step of developing a first potential difference across the programmable element; and

20 writing data to the programmable element, the writing step comprising the step of developing a second potential difference across the programmable element.

## BRIEF DESCRIPTION OF THE DRAWINGS

Figure 1 is a block diagram of a first embodiment of the present invention showing an comparison circuit in electrical communication with a memory array;

25 Figure 2A is a schematic diagram of a first embodiment of the present invention;

Figure 2B is a schematic diagram of a first embodiment of present invention showing how a precharge voltage may be coupled to the column lines;

30 Figure 2C is a schematic diagram of a first embodiment of the present invention showing how a signal processing circuit may be coupled to the column lines to form a reference signal;



Figure 2D is a schematic diagram of a first embodiment of the present invention showing how a specially design comparison circuit may be coupled to the column lines;

5 Figure 3 is a schematic diagram showing a first configuration of a memory cell or reference cell;

Figure 4 is a schematic diagram showing a second configuration of a memory cell or reference cell;

10 Figure 5 is a block diagram of a second embodiment of the present invention showing a comparison circuit in electrical communication with a first and second memory array;

Figure 6A is a schematic diagram of a second embodiment of the present invention;

Figure 6B is a schematic diagram of a second embodiment of the present invention showing how a precharge voltage may coupled to the column lines;

15 Figure 6C is a schematic diagram of a second embodiment of the present invention showing how the column lines may be coupled to a specially designed comparison circuit; and

Figure 7 is a schematic diagram of a sense amplifier that may be used as part of the comparison circuit of the present invention.

20

## **DETAILED DESCRIPTION OF THE INVENTION**

The present invention relates to circuitry to reliably read the resistance states of one or more programmable resistance elements. Each of the programmable resistance elements is programmable to at least a first resistance state and a  
25 second resistance state. The programmable resistance elements are preferably arranged in one or more memory arrays.

As used herein, the terminology "resistance" refers to electrical resistanc ; the terminology "programmable resistance element", "memory element", "memory devic ", and "device" are synonymous and may be used interchangeably; "coupling"  
30 refers to "electrical coupling"; the terminology "at least one" is identical with "one or more" and these terms may be used interchangeably.

The first resistance state may correspond to a "low" resistance state and the second resistance state may correspond to a "high" resistance state. The high resistance state has an electrical resistance value which is greater than the electrical resistance value of the low resistance state. The memory elements may be programmed by selectively applying energy pulses (and preferably, electrical energy pulses) having the appropriate amplitudes, pulse widths, rise times and falls times.

The memory system of the present invention comprises one or more memory cells operable to provide memory storage. Preferably, the memory system comprises a plurality of memory cells. The memory system further comprises one or more reference cells operable to develop at least one reference signal for determining the resistance states of the memory cells. Preferably, the memory system comprises a plurality of reference cells. Each of the memory cells and each of the reference cells includes a programmable resistance element which, as described above, is programmable to at least a first resistance state and a second resistance state. Each of the memory cells and each of the reference cells may further include an isolation element used to electrically isolate each programmable resistance element from all other programmable resistance elements so that a specific memory element may be written to or read from without affecting any other memory element. Examples of isolation elements include diodes, bipolar transistors, as well as field effect transistors such as MOS field effect transistors. The MOS field effect transistors may use PMOS, NMOS, or CMOS technology. Preferably, the MOS transistors are switching devices which have a control terminal (i.e., the gate) which controls the current flow within the switch. Other types of switching devices may be used.

The reference cells preferably include one or more "first reference cells", and one or more "second reference cells". A "first reference cell" is a reference cell wherein the corresponding programmable resistance element is programmed to the first resistance state. A "second reference cell" is a reference cell wherein the corresponding programmable resistance element is programmed to the second resistance state. As used herein, language describing the resistance state of a memory cell or a reference cell is referring to the resistance state of the

corresponding programmable resistance element. (Hence, when it is stated that a memory cell or reference cell is programmed to the first or second resistance state, this means that the corresponding programmable resistance element is programmed to the first or second resistance state). Preferably, the memory system comprises  
5 a plurality of first reference cells and a plurality of second reference cells.

The memory system of the present invention includes a comparison circuit. Generally, the comparison circuit is in electrical communication with the memory cells and the reference cells. Furthermore, the comparison circuit is adapted to compare at least one sense signal developed by at least one of the memory cells  
10 with at least one reference signal developed by at least one of the reference cells. The comparison circuit is further adapted to provide at least one output signal in response to the comparisons. The comparison circuit may be further adapted to latch the sense signals and the reference signals.

Each of the sense signals may be developed by directing at least one current  
15 (referred to herein as a "sense current") through at least one of the memory cells). Furthermore, each of the reference signals may be developed by directing at least one current (referred to herein as a reference current) through at least one of the reference cells. Each of the sense signals may be a voltage (referred to herein as a "sense voltage"). Furthermore, each of the reference signals may a voltage  
20 (referred to herein as a "reference voltage").

In one embodiment of the present invention, each of the sense signals is developed by a single memory cell. Preferably, the sense signal is developed by a particular memory cell by directing a sense current through the memory cell. The comparison circuit is adapted to compare this sense signal to a reference signal  
25 developed by at least one of the reference cells. Preferably, the reference signal is developed by at least one of the first reference cells and at least one of the second reference cells. Most preferably, the reference signal is developed by one of the first reference cells and one of the second reference cells. Preferably, the sense signal and the reference signal are both voltages. The comparison circuit  
30 compares the sense signal with the reference signal. As a result of this comparison, the comparison circuit provides an output signal which is preferably indicative of the resistance state of the memory cell (i.e., the resistance state of the corresponding

programmable resistance element). Hence, the resistance state of the memory cell can be read.

While it is preferable that the reference signal is developed by at least one first reference cell and at least one second reference cell, other embodiments are also possible. For example, it is also possible that the reference signal is developed by at least one first reference cell (without the second reference cells). It is also possible that the reference signal is developed by at least one second reference cell (without the first reference cells). It is also possible that the reference signal is a "combination" of a first signal developed by at least one first reference cell and a second signal developed by at least one second reference cell. The idea of forming a reference signal by "combining" signals is described below.

In the embodiment of the invention just discussed, the comparison circuit is adapted to compare a sense signal developed by a memory cell to a single reference signal. In another embodiment of the present invention, the comparison circuit may be adapted to compare a sense signal developed by a memory cell to a plurality of reference signals. The reference signals may include a reference signal developed by at least one first reference cell. The reference signals may include a reference signal developed by at least one second reference cell. The reference signals may include a reference signal developed by at least one first reference cell and at least one second reference cell. The reference signals may include a reference signal which is a "combination" of a first signal developed by at least one first reference cells and a second signal developed by at least one second reference cell. In a possible implementation, a sense signal developed by a memory cell may be compared to a first reference signal developed by one or more of the first reference cells and to a second reference signal developed by one or more of the second reference cells. The comparison circuit may be specially adapted to make this multiple comparison. For example, the comparison circuit may use signal processing, pattern recognition, artificial intelligence, and rule-based techniques to compare multiple reference signals to a sense signal to determine the resistance state of a memory cell.

In the embodiment described above, the sense signal is developed by a single memory cell. In yet another embodiment of the invention, it is also possible that the sense signal is developed by a plurality of memory cells.

5 It is noted that the comparison circuit may be adapted so that a plurality of memory cells can be read at the same time. The plurality of memory cells may, for example, all be arranged in the same row of a memory array. Hence, a plurality of sense signals may be compared to a single reference signal which is developed by one or more of the reference cells. Alternately, a plurality of sense signals may be compared to a plurality of corresponding reference signals.

10 Hence, the comparison circuit of the present invention may be adapted to compare at least one sense signal developed by at least one of the memory cells to at least one reference signal developed by at least one of the reference cells. In certain embodiments of the present invention, the individual reference signals may be developed one or more of following: (a) at least one first reference cell, (b) at least one second reference cell, or (c) at least one first reference cell and at least one second reference cell.

15 The comparison circuit used on the memory system of the present invention may comprise one or more comparators. Preferably, each comparator has a first and a second input, and is adapted to compare a first input signal (preferably a voltage) received on the first input with a second input signal (preferably a voltage) and to provide an output signal based upon this comparison. An example of a comparator is a sense amplifier. One of the inputs of the sense amplifier may receive the sense signal while the other input may receive the reference signal. The comparison circuit may also be adapted to "latch" or store the sense signals and reference signals. As discussed above, it is conceivable that a comparison circuit may be developed which uses principles of signal processing, artificial intelligence, rule-based systems, pattern recognition, etc. to make the necessary comparisons.

20 25 30 The memory cells and the reference cells may be arranged in one or more memory arrays. In one embodiment of the present invention, the memory cells and the reference cells are arranged in the rows and columns of a single memory array.

Figure 1 shows a block diagram of a possible arrangement of memory cells and reference cells in a memory array 110. Preferably, the memory cells 120 are arranged in at least one column of the memory array 110. More preferably, the memory cells 120 are arranged as a plurality of columns of the memory array 110.

5

Preferably, the reference cells comprise a plurality of first reference cells 130 and a plurality of second reference cells 140. Preferably, the first reference cells 130 are arranged as at least one column of first reference cells. Preferably, the second reference cells 140 are arranged as at least one column of second reference cells. The memory cells 120, first reference cells 130 and second reference cells 140 are in electrical communication with a comparison circuit 150. The electrical communication is represented by the double arrow 160 in Figure 1.

10

Figure 2A is a detailed example of the memory system of Figure 1. Figure 2A shows a memory array 110 having columns C1...C6 and rows R1...R4. The memory cells 120 are arranged in the four columns C1...C4 and in the four rows R1...R4. The first reference cells 130 are arranged in column C5 and rows R1...R4 of array 110. The second reference cells 140 are arranged in column C6 and rows R1...R4 of array 110. In the example shown, there is a unique first reference cell and a unique second reference cell per row of the memory array. It is noted that the size of the memory array (i.e., the number of rows and columns) is not limited to any particular number of rows or any particular number of columns. Also, the arrangement of the memory cells, first reference cells and second reference cells in the memory array is not limited to any specific columns in the memory array. It is noted that in other embodiments, the memory cells and reference cells may be arranged as rows so that there is one or more unique reference cell per column of the array.

15

20

25

Preferably, the memory array 110 further comprises a plurality of "row lines" and a plurality of "column lines". As used herein, the terminology "row line" is synonymous with the terminology "wordline". Each row line is associated with a corresponding row of the array. In the example of Figure 2, each row line RL1...RL4 is associated with a corresponding row R1...R4. Furthermore, each row line

30

RL1...RL4 is coupled to the memory cells and/or reference cells which are in the corresponding row.

The memory array 110 further comprises a plurality of "column lines". As used herein the terminology "column line" is synonymous with the terminology "bitline". Each of the column lines is associated with a corresponding column of the memory array. In the example of Figure 2, each column line CL1...CL6 is associated with a corresponding column C1...C6 of the array. Furthermore, each column line CL1...CL6 is coupled to the memory cells and/or reference cells which are in the corresponding column. In the example shown, column lines CL1...CL4 are coupled to the memory cells in columns C1...C4, respectively. Column lines CL5 and CL6 are coupled to reference cells in column C5 and C6, respectively.

In the example shown in Figure 2A, each memory cell and each reference cell is coupled to a row line and to a column line. Furthermore, each memory cell and each reference cell is also coupled to a "power line" PL which is preferably distinct from either the row line or the column line. The power line couples the memory cell or reference cell to a power source which is preferably a voltage source VA. Preferably, VA is some fixed value. It is possible that VA could be zero. Also, other implementations are possible where the third power line PL is not used.

Figure 3 shows a single memory cell (or reference cell) from Figure 2A interconnecting a column line CL with a row line RL. As shown, the memory element M is directly coupled to the voltage source VA (through the power line PL) while the programmable resistance element R is selectively coupled to the column line CL through the current path of the isolation MOS transistor Q<sub>i</sub>. More specifically, a first terminal of the transistor Q<sub>i</sub> (i.e., source or drain) may be coupled to the column line CL, a second terminal of the transistor Q<sub>i</sub> (source or drain) may be coupled to a first terminal of the memory element M, the control terminal of the transistor Q<sub>i</sub> (the gate) may be coupled to the row line RL, and a second terminal of the memory element M may be coupled to the power line PL. The power line PL couples the memory element to the voltage source VA.

A second embodiment of a memory cell configuration which uses a power line PL is shown in Figure 4. In this case, the memory element M is directly coupled to the column line CL while the power line PL (and the voltage source VA) is

selectively coupled to the memory element through the current path of the isolation MOS transistor  $Q_i$ .

It is noted that it is conceivable that a configuration for the memory cell is possible where the programmable resistance elements are either coupled or  
5 selectively coupled to the row line rather than the column line.

As seen from either Figure 3 or 4, switching transistor  $Q_i$  on couples the voltage source  $V_A$  to the column line through the memory element  $M$ . If the voltage on the column line is different from  $V_A$ , there will be a potential difference across the memory element and current will flow through the memory element.

10 Preferably, when the memory element  $M$  is being read, the potential difference across the memory element  $M$  is set to a first potential difference which is less than the threshold voltage of the device. This is done to prevent the device from changing states during the read operation. With the potential below the threshold voltage a current may then be directed through the memory element to  
15 develop a sense signal. However, when the memory element is being written to, it is preferable that the potential difference across the memory element be set to a second potential difference which is greater than the threshold voltage of the device. This ensures that the device is switched on. Currents may then be directed through the memory element sufficient to write data to the memory element. For  
20 example, currents may be directed through the device which are sufficient to either set or reset the memory element.

Hence, a memory cell may be operated by developing a first potential difference across the corresponding programmable resistance element during a read operation and a second potential difference across the programmable  
25 resistance element during a write operation. Preferably, the first potential difference is less than the threshold voltage of the programmable resistance element. Preferably, the second potential difference is greater than the threshold voltage of the programmable resistance element. The potential difference across the programmable resistance element may be varied by varying the value of  $V_A$  applied  
30 to the memory element via the power line  $PL$  (i.e., the third line which is distinct from either the column line or the row line). For example, a first value of  $V_A$  may be used during a read operation which is sufficient to cause the first potential difference



d scribed above. Likewise, a second value of VA may be used during a write operation which is sufficient to create the second potential difference described above. It is noted that both the reading and writing steps both include the step of directing a current through the memory element.

5           As noted above, the memory system of the present invention further comprises a comparison circuit. Referring again to Figure 2A, the comparison circuit 150 may be implemented by one or more comparators such as one or more sense amplifiers. In the example shown in Figure 2A, the comparison circuit comprises a plurality of sense amplifiers SA1...SA4 where each of the sense  
10       amplifiers SA1...SA4 is associated with a corresponding column of memory cells C1...C4.

          Each of the column lines CL1...CL4 is coupled to a first input 210 of a corresponding sense amplifier SA1...SA4. The column lines CL5 and CL6 (associated with columns C5 and C6 of reference cells) are directly coupled  
15       together at node N1. (In an alternate embodiment, the column lines CL5 and CL6 may be selectively coupled together through a switching means such as through the current path of a MOS transistor). The reference node N1 is coupled to a second input 220 of each of the sense amplifiers SA1...SA4. This may be done through a reference line 230.

20           The resistance state of the memory cells may be determined by the sense amplifiers by comparing sense signals developed by the memory cells to reference signal developed by the reference cells. To determine the resistance state of a memory cell 130, a sense signal developed by the memory cell is compared to a reference signal developed by the first and second reference cells 130, 140 which  
25       are in the same row as the memory cell. Preferably, the sense signal is a sense voltage developed by directing a current through the programmable resistance element of the memory cell. The sense voltage is related to the resistance of the programmable resistance element of the memory cell. Preferably, the reference signal is a reference voltage developed by directing currents through the  
30       programmable resistance elements of a first and a second reference cell, respectively. The reference voltage is related to the resistances of the programmable resistance elements of the first and second reference cells. The

sense voltage appears on the column line corresponding to the memory cell being read and on the first input 210 of the corresponding sense amplifier (i.e., the sense amplifier coupled to this column line). The reference voltage appears on the column lines C5 and C6 which are coupled together at node N1. The reference voltage also appears on the reference node N1 as well as on the second input 220 of each of the sense amplifiers. It is noted that in the example shown, the reference voltage is a single voltage developed by both the first and second reference cells.

Generally, a single memory cell may be read or, alternatively, more than one memory cell may be read at the same time. In the implementation shown in Figure 2A, an entire row of memory cells may be read at the same time. For example, to read the memory cells of row R2, all of the column lines CL1...CL6 may first be "precharged" to a voltage VPRE. (It is noted that other implementations are possible where the resistance states of the memory cells are read without first precharging the column lines). The column lines may be precharged by temporarily connecting the lines to a precharge voltage source VPRE through one or more switching devices such as through the current path of one or more MOS transistors. These MOS transistors may be kept on for a period of time sufficient to charge the column lines to the voltage VPRE. An example of using MOS transistors to precharge each of the column lines is shown in Figure 2B. Figure 2B shows a plurality of MOS transistors  $Q_{\text{READ}}$  where each transistor selectively couples a corresponding column line to the precharge voltage VPRE.

To read the memory cells of row R2, the potential on the corresponding row line RL2 is then raised or lowered to a level sufficient to switch on each of the corresponding isolation MOS transistors  $Q_i$  (i.e., the transistors  $Q_i$  coupled to row line RL2). When an isolation transistor  $Q_i$  is switched on, the corresponding programmable resistive element M is coupled to its respective column line. Hence, by switching on the entire row R2 of isolation transistors  $Q_i$ , all of the corresponding programmable resistance elements M on the same row (both memory cells as well as reference cells) are coupled to their respective column lines CL1...CL6. Each programmable resistance element M is also coupled to the power line voltage source VA. Since, there is a potential difference between the power line voltage VA and the voltage on the column line, current flows through the current path of the

isolation transistor  $Q_i$  and through the programmable resistance element  $M$ . This current causes the column lines  $CL1...CL6$  to charge from the precharge voltage  $V_{PRE}$  toward the power line voltage  $V_A$ . Preferably, when the memory element is being read, the precharge voltage  $V_{PRE}$  and the power line voltage  $V_A$  are chosen so that the potential difference across the memory element is less than its threshold voltage. As discussed above, this is done to prevent the memory element from changing resistance states as a result of the read operation.

The time needed to charge a column line is directly proportional to the capacitance of the column line as well as the resistance of the corresponding programmable resistance element  $M$  coupled to the column line. A column line with a larger capacitance will take longer to charge than a column line with a smaller capacitance. Also, a column line coupled to a memory element in a higher resistance state will take longer to charge than a column line coupled to a memory element in a lower resistance state. Hence, the sense signals and the reference signals are related to the resistance state of the programmable resistance elements of the memory cells and reference cells, respectively.

When a row  $R2$  of the memory array is read, each sense amplifier  $SA1...SA4$  compares the sense voltage on a corresponding column line  $CL1...CL4$  to the reference voltage on reference node  $N1$ . The column lines  $CL5$  and  $CL6$  are coupled at the reference node  $N1$  to form a "coupled line" having a capacitance which is about twice the capacitance of an individual column line in the array. The reference voltage  $V_{REF}$  on node  $N1$  is related to the capacitance of this coupled line as well as to the resistances of both the first reference cell 130 and second reference cell 140 in row  $R2$ . Each sense amplifier  $SA1...SA4$  compares the sense voltage on a corresponding column line  $CL1...CL4$  (which is coupled to the first input 210 of the respective sense amplifier) to the reference voltage at node  $N1$  (which is electrically coupled to the second input 220 of each sense amplifier). In response to these comparisons, the sense amplifiers provides output signals which are indicative of the resistance state of the memory cells 130 in row  $R2$  of the memory array 110.

As noted, in the example shown in Figures 2A and 2B, an entire row of memory cells is read at the same time. Alternately, other implementations are

possible where only a single memory cell is selected to be read. For example, the read circuitry may use a column decoder circuit to select only one of the column lines. An example of a column decoder circuit for a memory array is provided in U.S. Patent Number 5,883,827, the disclosure of which is incorporated herein by reference.

The example in Figures 2A and 2B shows only one column line CL5 of first reference cells 130 and one column line CL6 of second reference cells 140. In other embodiments, there may be a plurality of column lines of first reference cells 130 and/or a plurality of column lines of second reference cells 140 coupled together at a reference node, such as reference node N1.

As noted, in the example provided above, the reference signal is a single reference signal (preferably a reference voltage) developed by both a first and a second reference cell. The single reference signal is developed on a coupled column line (i.e., CL5 coupled to CL6 at a reference node N1). This single reference signal is developed by more than one memory element (preferably by at least one memory element programmed to the first resistance state and at least one memory element programmed to the second resistance state).

A reference signal may also be developed by multiple memory elements in an alternative way. Figure 2C shows a memory system which includes a signal processing circuit 240 having a first input 241 coupled to column line CL5, a second input 242 coupled to column line CL6, and an output 243 coupled to the reference line RL.

In the example shown in Figure 2C, a first signal is developed by a first reference cell 130 on CL5 and provided to first input 241, and a second signal is developed by a second reference cell 140 on CL6 and provided to second input 242. The signal processing circuit 240 "combines" the first and second signals to form a reference signal on output 243 which is compared with the sense signal developed by the memory cell. This reference signal appears on the second input 220 of each sense amplifier SA1...SA4.

"Combination" refers to any linear or nonlinear electrical, adding, subtracting, multiplying, dividing, mixing, convoluting, transforming, or the like, of the first and second signals. For example, the signals may be added together and/or multiplied

together. The signals may be transformed to a different domain (for example, to the frequency domain). The "combination" may be a linear combination of the first and second reference signals, such as a weighted average or an arithmetic average. Alternately, the "combination" may be a nonlinear combination of the first and second signals. For example, the signals may be multiplied or divided. Also, the combination may be the geometric mean of the first and second signals. The signal processing circuit 240 may be analog, digital or a mixture of analog and digital. An example of an analog signal processing circuit is one which connects input 241, input 242, and output 243 to a common node.

Preferably, the first signal is a first voltage developed on CL5 by directing a current through a first reference cell 130 on CL5, and the second signal is a second voltage developed by directing a current through the second reference cell 140 on CL6. As described above, there may be more than one column of first reference cells and/or more than one column of second reference cells. Preferably, the reference signal is developed by one or more first signals developed by at least one first reference cell 130 and one or more second signals developed by at least one second reference cell 140.

Figure 2D shows yet another implementation of the first embodiment of the present invention. In this example, the column lines CL1...CL4 as well as the column lines CL5 and CL6 are all directly coupled to a comparison circuit 250. The comparison circuit 250 uses the sense signals developed by the memory cells as well as the first and second reference signals developed by the first and second reference cells 130, 140, respectively, to determine the resistance states of the memory cells. In other words, the first and second reference signals may each be used individually (rather than combined into a single signal) to determine the resistance states of the memory cells. The comparison circuit 250 may compare a sense signal developed by a memory cell to both the first and second reference signals in order to determine the resistance state of the memory cell. Alternately, the 250 may be a digital processing circuit (such as a microprocessor based circuit), an analog processing circuit or a mixture of a digital and analog processing circuit. It also may have signal processing capabilities as well as comparison capabilities. It may use principles of artificial intelligence, such as a rule-based system, to

determine the resistance state of the memory cell. It may use principles of pattern recognition.

5 It yet other implementations it is possible that only one of the reference cells (i.e., either the first or the second) be used to determine the resistance state of the memory cell.

There are yet additional implementations of the first embodiment of the present invention which are possible. Other arrangements are possible wherein the reference cells (either first reference cells, second reference cells, or a combination of first and second reference cells) are arranged in rows of the memory array or in  
10 both rows and columns of the memory array. Furthermore, the reference cells may not even be located on the same memory array as the memory cells.

The programmable resistance element may be a multistate memory element. An example of a multistate memory element is a programmable resistance element which is programmable to at least three detectably distinct resistance states. That  
15 is, the programmable resistance element is programmable to at least a first resistance state, a second resistance state and a third resistance state. This provides for more than one bit of data per memory cell.

One way to accurately and robustly read the resistance states of a multistate memory element is to use reference cells comprising at least one first reference cell  
20 programmed to the first resistance state, at least one second reference cell programmed to the second resistance state, and at least one third reference cell programmed to the third resistance state.

Reference signals developed by the first, second and third reference cells may be compared to sense signals developed by the memory cells to determine the  
25 resistance states of the multistate memory elements within the memory cells. The circuitry shown in Figures 2A-D may be extended to include an additional column of reference cells all programmed to the third resistance state. The three reference columns may be coupled together in various ways to produce reference signals that may be used to determine the resistance states of the memory cells (for example,  
30 extensions of the circuitry shown in Figures 2A and 2B). Furthermore, the signals from the three column lines may be processed by a signal processing circuit (for example, extensions of the circuitry shown in Figure 2C) or even directly coupled

to a specially designed comparison circuit (for example, extensions of the circuitry shown in Figure 2D) . The reference signals of the first and second reference cells may be averaged to form a first combined reference signal, and the reference signals of the second and third reference cells may be averaged to form a second combined reference signal. The first and second combined reference signals may then be used to determine the resistance states of the multistate memory cells.

Generally, because the reference signals are developed from reference cells having the same type of programmable resistance elements as the memory cells, the variations and drift in the resistance values of the memory cells will be "tracked" (and compensated for) by corresponding variations and drift in the reference cells. This results in a highly robust and accurate system for reading the data stored in the memory cells.

In the examples shown above, the memory cells and the reference cells are in the same memory array. However, the memory cells and the reference cells used to determine the resistance states of these memory cells may be in different memory arrays. (In addition, it is possible that the reference programmable resistance elements be located on peripheral circuitry).

In a second embodiment of the present invention, the memory system comprises at least a first memory array and a second memory array. Each of the first and the second memory arrays comprises at least one memory cell, and preferably each comprises a plurality of memory cells operable to provide data storage. Each of the first and second memory arrays further comprises at least one reference cell used for determining the resistance state of the memory cells of the other array. That is, the at least one reference cell in the first memory array is used in determining the resistance state of one or more of the memory cells in the second memory array. Likewise, the at least one reference cell in the second memory array is used in determining the resistance state of one or more of the memory cells in the first memory array.

The at least one reference cell of the first array is preferably a plurality of reference cells comprising at least one first reference cell and at least one second reference cell. The reference cells of the first array are preferably arranged as one

or more "pairs of reference cells" where each pair of reference cells includes a first reference cell and a second reference cell. Likewise, the at least one reference cell of the second array is preferably a plurality of reference cells comprising at least one first reference cell and at least one second reference cell. The reference cells of the second array are preferably arranged as one or more "pairs of reference cells" where each pair of reference cells includes a first reference cell and a second reference cell.

In the second embodiment of the present invention, the memory system further comprises a comparison circuit. The comparison circuit is adapted to compare one or more sense signals developed by the plurality of memory cells in the first memory array to one or more reference signals developed by the at least one reference cell in the second memory array and to provide output signals in response to the comparisons. The comparison circuit is also adapted to compare one or more sense signals developed by the plurality of memory cells in the second memory array to one or more reference signals developed by the at least one reference cell in the first memory array and to provide output signals in response to the comparisons. The comparison circuit may also be adapted to latch or store the sense signals and the reference signals. Preferably, the sense signals and reference signals relate to the resistances of the programmable resistance elements of the memory cells and reference cells, respectively. The output signals provided by the comparison circuit are preferably indicative of the resistance state of one or more of the memory cells in the first memory array and/or the second memory array.

An implementation of the second embodiment of the present invention is shown in Figure 5. Figure 5 is a block diagram showing a possible arrangement of memory cells and reference cells. As shown, the memory system comprises a first memory array 510A and a second memory array 510B. The first memory array 510A and the second memory array 510B each comprise a plurality of memory cells which are arranged in one or more rows of the arrays. That is, each memory array comprises one or more rows of memory cells. Furthermore, each memory array preferably comprises a plurality of reference cells arranged in one or more rows of the arrays. That is, each memory array comprises one or more rows of reference cells. Preferably, each row of reference cells includes at least one first reference



cell 130 and at least one second reference cell 140 (shown in Figure 5 as reference cells "130,140"). The plurality of memory cells 120, the at least one first reference cell 130, and the at least one second reference cell 140 are in electrical communication with a comparison circuit 550. The electrical communication is represented by the double arrows 560 in Figure 5.

A detailed example of the block diagram of Figure 5 is shown in Figure 6. Each of the memory arrays 510A,B comprises rows R1...R4 and columns C1...C4. For first array 510A, the memory cells 120 are arranged in rows R1...R3 and columns C1...C4 while the first and second reference cells 130, 140 are arranged in row R4 and columns C1...C4. For the second array 510B, the memory cells 120 are arranged in rows R2...R4 and columns C1...C4 while the first and second reference cells 130, 140 are arranged in row R1 and columns C1...C4. Generally, the memory arrays 510A,B are not limited to any particular number of rows or any particular number of columns. Furthermore, the reference cells 130, 140 may be arranged in more than one row of each array. As well, the one or more rows of reference cells is not limited to any specific location (i.e., the placement of the one or more rows of reference cells may be varied).

In the first array 510A, the row R4 of reference cells include first reference cells 131A and 132A in columns C1 and C3, respectively. The row R4 also includes second reference cells 141A and 142A in columns C2 and C4, respectively. The reference cells 131A, 141A form a pair of reference cells. Likewise, the reference cells 132A, 142A form another pair of reference cells.

In the second array 510B, the row R1 of reference cells include first reference cells 131B and 132B in columns C1 and C3, respectively. The row R1 also includes second reference cells 141B and 142B in columns C2 and C4, respectively. The reference cells 131B, 141B form a pair of reference cells. Likewise, the reference cells 132B, 142B form another pair of reference cells.

Each of the memory arrays 510A and 510B further comprises a plurality of row lines and a plurality of column lines. Each row line is associated with a corresponding row of a memory array and is coupled to the memory cells and/or reference cells which are in the corresponding row. Each column line is associated with a corresponding column of a memory array and is coupled to the memory cells

and/or reference cells in the corresponding column. Referring to Figure 6, a set of row lines RL1...RL4 and a set of column lines CL1...CL4 are associated with the rows R1...R4 and columns C1...C4 of the first memory array 510A. Likewise, a set of row lines RL1...RL4 and a set of column lines CL1...CL4 are associated with the rows R1...R4 and columns C1...C4 of the second memory array 510B. The examples of memory cell configurations from The memory and reference cell configurations shown in Figures 3 and 4 are applicable to the embodiment shown in Figure 6. Of course, the present invention is not limited to these examples. (Other configurations and other types of isolation elements may be used).

As noted above, and as shown in Figure 6A, the second embodiment of the memory system further comprises a comparison circuit 550 which compares one or more sense signals developed by the memory cells of one of the memory arrays to one or more reference signals developed by the reference cells of the other memory array. In the example provided in Figure 6A, the comparison circuit 550 comprises a plurality of sense amplifiers SA1...SA4. Preferably, the number of sense amplifiers corresponds to the number of columns in each of memory arrays. (In the example provided, each of the memory arrays has four columns and there is a corresponding number (i.e., four) of sense amplifiers.) Each of the column lines CL1...CL4 of the first memory array 510A is coupled to a first input 551 of a corresponding sense amplifier SA1...SA4. Likewise, each of the column lines CL1...CL4 of the second memory array 510B is coupled to a second input 552 of the corresponding sense amplifier SA1...SA4.

The column lines corresponding to reference cell pairs are selectively coupled together through a switching means. For first memory array 510A, column line CL1 is selectively coupled to column line CL2 through the current path of MOS transistor Q11. Also, column line CL3 is selectively coupled to column line CL4 through the current path of MOS transistor Q12. For the second array 510B, column line CL1 is selectively coupled to column line CL2 through the current path of MOS transistor Q21. Also, column line CL3 is selectively coupled to column line CL4 through the current path of MOS transistor Q22. The column lines CL1 and CL2, and the column lines CL3 and CL4 (of both the first and second arrays) form "column line pairs". It is noted that the column lines in a column line pair are

coupled together when the appropriate transistor Q11, Q12, Q21, Q22 is switched on.

As discussed above, the reference cells of the first memory array 510A develop reference signals used to determine the resistance state of the memory cells of second memory array 510B. When the memory cells of the first array 510A are being read, the Q11 and Q12 are switched off. However, the transistors Q21 and Q22 are switched on so that column lines CL1 and CL2 of the second array are coupled together, and so that the column lines CL3 and CL4 of the second array are also coupled together.

Likewise, the reference cells of the first array 510A develop reference signals used to determine the resistance state of the memory cells of the second array 510B. When the memory cells of the second array 510B are being read, the transistors Q21 and Q22 are switched off. However, the transistors Q11 and Q12 are switched on so that the column lines CL1 and CL2 of the first array 510A are coupled together, and so that column lines CL3 and CL4 of the first array 510A are also coupled together.

Referring to Figure 6A, the resistance state of an entire row of memory cells 120 of either the first or second memory arrays 510A,B may be determined at the same time. For example, to read the resistance states of the memory cells 120 in row R2 of first array 510A, all of the column lines C1...C4 of both the first and second arrays may first be "precharged" to a voltage VPRE. Referring to Figure 6B, the column lines may be precharged by temporarily coupling the column lines to a precharge voltage VPRE. The column lines may be selectively coupled to the voltage VPRE through the current path of one or more MOS transistors. Figure 6B shows an implementation using a plurality of MOS transistors  $Q_{\text{READ}}$ . To precharge the column lines, the transistors (normally off) may be switched on for a sufficient period of time to charge the column lines to the precharge voltage VPRE and then switched back off. It is noted that other implementations are also possible where the resistance states of the memory cells of either first or the second memory array may be read without first precharging the column lines. Also, other implementations are possible where a selected one of the memory cells is read (rather than entire

rows). For example, as discussed above, it is possible to provide read circuitry with column decoders so that only a single column line is selected.

Depending on which of the arrays 510A,B is being read, the appropriate MOS transistors Q11, Q12, Q21, Q22 are switched on or off. In the above example, the memory cells in row R2 of the first array 510A are being read, hence, the transistors Q21 and Q22 are switched on while Q11 and Q12 are switched off so that only column lines of the second array are coupled together. Hence, CL1 of the second array will be coupled to CL2 of the second array, and CL3 of the second array will be coupled to CL4 of the second array.

To read row R2 of memory cells 120 of the first array 510A, the row line RL2 of the first array and the row line RL1 of the second array (the row line coupled to the reference cells) are "selected". This is preferably done by raising or lowering the line voltages so as to switch on the corresponding isolation transistors  $Q_i$  (i.e., those connected to these row lines). This couples each column line CL1...CL4 to the corresponding memory element M and develops a potential difference across the memory element M, thereby allowing current to flow through the memory elements and allowing the column lines to charge from the precharge voltage  $V_{PRE}$  toward the voltage  $V_A$ . As discussed above, the time needed to charge each column line is directly proportional to the capacitance of the column line and to the resistance of the corresponding programmable resistance element M coupled to the column line.

In one implementation, the appropriate row lines may be selected (in the above example, RL2 of the first array 510A and RL1 of the second array 510B) after the appropriate column lines are coupled together (in the above example, CL1 of the second array 510B to CL2 of the second array 510B, and CL3 of the second array 510B to CL4 of the second array 510B).

When row line R2 of the first array is read, each sense amplifier SA1...SA4 compares the sense voltage on a column line CL1...CL4 of the first array to the reference voltage on the corresponding column line CL1...CL4 of the second array. In order to develop the reference voltages, the column lines CL1 and CL2 of the second array 510B are coupled together through the current path of Q21, and column lines CL3 and CL4 of the second array 510B are coupled together through

the current path of Q22. Coupling CL1 to CL2 forms a coupled line "CL1/CL2" with approximately twice the capacitance of an individual standard line in either array and provides for a common reference voltage VREF1 on both CL1 and CL2. The reference voltage VREF1 is developed by both the first and second reference cells 131B, 141B. Preferably, it is developed by directing currents through the resistance elements of the first and second cells 131B, 141B in row R1 of array 510B, respectively. The reference voltage VREF1 is related to the capacitance of the coupled line CL1/CL2 as well as to the resistances of both of these resistance elements.

Likewise, coupling CL3 to CL4 forms a coupled line "CL3/CL4" with about twice the capacitance of a standard column line of the array and provides for a common reference voltage VREF2. The reference voltage VREF2 is developed by both the first and second reference cells 132B, 142B. Preferably, the reference voltage VREF2 is developed by directing currents through the memory elements of the first and second reference cells 132B, 142B of row R1 of array 510B.

Sense amplifier SA1 compares the sense signal on CL1 of the first array 510A to the reference signal VREF1 on CL1 of the second array 510B. Sense amplifier SA2 compares the sense signal on CL2 of the first array to the reference signal VREF1 on CL2 of the second array. Sense amplifier SA3 compares the sense signal on CL3 of the first array to the reference signal VREF2 on CL3 of the second array. Sense amplifier SA4 compares the sense signal on CL4 of the first array to the reference signal VREF2 on CL4 of the second array. In response to these comparisons, the sense amplifiers SA1...SA4 provides output signals which are preferably indicative of the resistance states of the memory cells 130 in row 2 of the first array 510A.

It is noted that in the example provided in Figures 6A and 6B, the reference signals VREF1 and VREF2 are each developed by one first reference cell and one second reference cell. In general, each of the reference signals may be developed by at least one first reference cell and/or at least one second reference cell. Preferably, each of the reference signals is developed by at least one first reference cell and at least one second reference cell. More preferably, each of the reference signals is a reference voltage developed by directing currents through at least one

first reference cell and at least one second reference cell. More than one column line coupled to a first reference cell and/or more than one column line coupled to a second reference cell may all be coupled together.

Alternative implementations of the present invention are possible. Referring to Figure 6C, all of the columns may be coupled to a specially designed comparison circuit 650. The circuit 650 may form reference signals for each of the arrays 510A,B by "combining" two or more individual signals developed by the reference cells of the corresponding array.

For example, the signal comparison circuit 650 may form a "combined" reference voltage for array 510B by combining first voltage developed by first reference cell 131B and a second voltage developed by second reference cell 141B. The concept of combining signals was described above and refers to any linear or nonlinear combining, mixing, or convoluting of electrical signals. A reference signal may be formed by adding and/or multiplying and/or dividing individual signals developed by the reference cells. In the example shown in Figure 6C, it is also possible that the comparison circuit 650 be designed so that it could compare the sense signal developed by the memory cell to more than one reference signal (i.e., a first reference signal developed by a first reference cell and to a second reference signal developed by a second reference cell).

In the implementation of the present invention shown in Figures 6A-C, the sense signals and reference signals are developed by memory cells and reference cells which all include substantially identical types of memory elements. Hence, when the memory cells are read, any deviation over time in their resistance values will be compensated for by similar temporal deviations in the reference cells. Also, it is seen that any memory cell being read will be compared to two reference cells located in columns of the other memory array which is either identically positioned or one column over (for example a memory cell in column C1 of the first array will be compared to reference cells in columns C1 and C2 of the second array, etc). Hence, any deviation or drift occurring across the columns (that is, from column to column) of one of the arrays will also be compensated for by similar column-to-column deviations in the other memory array. Hence, the memory system of the present invention provides for a highly robust and accurate way to read the

resistance states of the memory cells. It is noted that the second embodiment of the present invention is not limited to the implementation shown in Figures 6A-C. Other arrangements are also possible whereby the reference cells (either first reference cells, second reference cells, or a combination of first and second reference cells) are arranged in columns of the memory arrays or in both rows and columns of the memory arrays. Furthermore, the reference cells may not even be located on the same memory arrays as the memory cells.

The second embodiment of the memory system of the present invention is also applicable to a multistate memory element having at least three resistance states. The resistance states of multistate memory elements in the first memory array may be determined with use of one or more reference cells in the second array. Likewise, the resistance states of multistate memory elements in the second array may be determined with the use of one or more reference cells in the first array. Preferably, the reference cells in each of the memory arrays is a plurality of reference cells comprising at least a first, second and third reference cell where the first reference cell is programmed to the first resistance state, the second reference cell is programmed to the second resistance state and the third reference cell is programmed to the third resistance state. A reference signal may be developed by a first, second and third reference cell (or more generally by at least one first, at least one second and at least one third reference cell).

When a memory cell is read, it is desirable that the read operation does not change the state of the memory element. For example, when the memory element is read while it is in the high resistance state, it is preferable that the electrical energy applied to the memory element does not program the memory element to its low resistance state. A memory element may be programmed from its high resistance state to its low resistance state when the voltage across the memory element goes above its threshold voltage. Hence, when the memory element is read, the voltage across the memory element device is preferably kept below its threshold voltage.

When a memory element is read, the voltage across the memory element may be kept below its threshold value by appropriately selecting the value of the precharge voltage  $V_{PRE}$ . For example, the value of the precharge voltage  $V_{PRE}$

may be selected so that the voltage drop across the memory element is less than the device threshold voltage. The precharge voltage  $V_{PRE}$  may be a ground voltage.

Referring to the embodiments of the memory cell shown in Figures 3 and 4, during a read operation, the voltage values across the memory element may also be kept below its threshold value by appropriately selecting a power line voltage  $V_A$  which is sufficient to limit the voltage across the memory element so that it is below the device threshold value. Hence, the power line voltage may be a variable voltage having at least two voltage values - a first voltage value  $V_{A1}$  used when the memory element is read (i.e., reading data from the memory cell), and a second voltage value  $V_{A2}$  used when the memory element is programmed to either the first or second resistance states (i.e., when data is written to the memory cell).

Hence, a method of operating the memory system of the present invention comprises a reading step where the power line voltage source  $V_A$  is programmed to a first voltage  $V_{A1}$  and a writing step where the power line voltage  $V_A$  is programmed to a second voltage  $V_{A2}$ .

Alternately, the memory element may be read by first precharging the column line to a precharge voltage. The row line may then be set to a first voltage which is sufficient to cause a current to flow through the programmable resistance element. This may be a voltage sufficient to turn on the isolation element. The current flowing through the programmable resistance element may then charge the column line from the precharge voltage to a second voltage.

The voltage on the column line may then be compared to a reference voltage where the reference voltage itself is developed by a reference cell including a programmable resistance element. The reference voltage may be developed by directing a current through the reference cell. After the comparing step, the comparator may provide an output signal (in response to the comparing step) which is preferably indicative of the resistance state of the programmable resistance element of the memory cell.

As described above, the memory system of the present invention comprises a comparison circuit which is adapted to compare sense signals from one or more



memory cells to reference signals from one or more reference cells. As described, the comparison circuit may be implemented by using one or more sense amplifiers.

An example of a sense amplifier 70 which may be used in the present invention is shown in Figure 7. Referring to Figure 7, PMOS transistor Q71 and  
5 NMOS transistor Q72 form a first CMOS inverting amplifier. Likewise, PMOS transistor Q73 and NMOS transistor Q74 form a second CMOS inverting amplifier. The inverting amplifiers form a cross-coupled latch. The first and second CMOS inverting amplifiers are cross coupled so that when one turns on, it forces the other one to turn off. NMOS transistor Q75 is an isolation transistor which selectively  
10 couples a first input line LINE1 to the gates of transistor Q73 and Q74 of the second inverting amplifier. Likewise, NMOS transistor Q76 is an isolation transistor which selectively couples a second input line LINE2 to the gates of transistor Q71 and Q72 of the first inverting amplifier. When the isolation transistor Q75 is turned on, this couples the first input line LINE1 to the gates of Q73 and Q74. Since the  
15 capacitance of the gates is small compared to the capacitance on the first input line, the voltage on the gates is substantially equal to the voltage on the first input line. Likewise, when the isolation transistor Q76 is turned on, this couples the second input line LINE2 to gates of Q73 and Q74. The voltage on the gates of Q73 and Q74 is substantially equal to the voltage on the second input line. The NMOS  
20 transistor Q77 selectively couples the source of transistors Q72 and Q74 to ground. When transistor Q77 is turned on, this biases the source of transistors Q72 and Q74 so that both the first and second inverting amplifiers may begin to discharge. Assuming, for example, that the voltage on input line LINE1 is higher than the voltage on input line LINE2, then the gate voltage on the second inverting amplifier  
25 will be higher than the gate voltage on the first. The second inverting amplifier will conduct faster than the first and will discharge the gate of the first. However, substantial charge remains on the gate of the second amplifier.

The PMOS transistor Q78 selectively couples the source of transistors Q71 and Q73 to the voltage source VCC. When transistor Q78 is turned on, both of the  
30 inverting amplifiers turn on. The amplifier with the charge on the gate, i.e., the second inverting amplifier, will switch low, forcing the first amplifier to switch high.

The states of the first and second amplifiers are now in a stable (i.e., latched) condition and can be read by other circuitry.

The sense amplifier shown in Figure 7 may be used in the example shown in Figure 2A. Specifically, first input line LINE1 of the sense amplifier may be coupled to one of the column lines C1...C4 from the memory array shown in Figure 2A. The second input line LINE2 may be coupled to the reference node N1. The sense amplifier may also be used in the example shown in Figure 6A. Specifically, the first input line LINE1 of the sense amplifier may be coupled to one of the column lines C1...C4 of the first memory array 510A while the second input line LINE2 may be coupled to a corresponding column line C1..C4 of the second memory array 510B.

Another embodiment of the present invention is a memory system comprising at least a first programmable resistance element which is programmable to at least a first resistance state and a second resistance state; at least a second programmable resistance element programmable to at least the first resistance state and the second resistance state where the second element is programmed to the first resistance state; at least a third programmable resistance element programmable to at least the first resistance state and the second resistance state where the third element is programmed to the second resistance state; and a comparison circuit adapted to compare a sense signal developed by the first element with at least one reference signal developed by at least the second element and/or the third element, and to provide at least one output signal in response to the comparisons.

Preferably, the at least one reference signal comprises a reference signal developed by at least the second element and the third element. More preferably, the at least one reference signal is a reference signal developed by the second element and the third element. Alternately, the at least one reference signal may be a first reference signal developed by at least the second programmable resistance element and a second reference signal developed by at least the third programmable resistance element. Most preferably, the sense signal is a sense voltage, the at least one reference signal is a reference voltage, the comparison circuit is adapted to compare the sense voltage with the reference voltage and

provide an output signal in response to the comparison. The sense voltage may be developed by directing a current through the first programmable resistance element. The reference voltage may be developed by directing currents through the second and third programmable resistance elements.

5 As described above, the programmable resistance element of the memory system of the present invention is programmable to at least a first resistance state and a second resistance state. The programmable resistance element may be directly overwritable so that it can be programmed to a specific resistance state (for example, the first or the second resistance state) without the need to first be  
10 programmed to any starting state. The programmable resistance element may be a programmable resistor.

The programmable resistance element preferably comprises a volume of memory material which is programmable to at least a first and a second resistance state. Preferably, the volume of memory material is a phase-change material. The  
15 phase-change material is preferably formed from a plurality of constituent atomic elements. For example, the phase-change material may include one or more elements selected from the group consisting of Te, Se, Ge, Sb, Bi, Pb, Sn, As, S, Si, P, O and mixtures or alloys thereof. Preferably, the phase-change material includes at least one chalcogen element. Preferably, the at least one chalcogen  
20 element is selected from the group consisting of Te, Se and mixtures or alloys thereof. The at least one chalcogen element may be a mixture of Te and Se.

An example of a phase-change memory material is a composition where the average concentration of Te is preferably less than about 70%, and more preferably between about 40% and about 60%. The concentration of Ge in the material is  
25 preferably greater than about 5%, more preferably between about 8% and about 50%, and most preferably between about 10% and about 44%. The remainder of the principal constituent elements is Sb. The percentages given are atomic percentages which preferably total 100% of the atoms of the constituent elements. Thus, this composition may be characterized as  $\text{Te}_a\text{Ge}_b\text{Sb}_{100-(a+b)}$ . These ternary Te-  
30 Ge-Sb alloys are useful starting materials for the development of additional phase-change materials having even better electrical characteristics.

The phase-change material may include at least one transition metal element. The term "transition metal" as used herein includes elements 21 to 30, 39 to 48, 57 and 72 to 80. Preferably, the transition metal element is selected from the group consisting of Cr, Fe, Ni, Nb, Pd, Pt and mixtures or alloys thereof. Most preferably the transition metal is Ni. Specific examples of such multi-element systems are set forth hereinafter with respect to the Te:Ge:Sb system with or without Ni and/or Se. The phase-change materials which include transition metals are elementally modified forms of the phase-change materials in the Te-Ge-Sb ternary system. That is, the elementally modified phase-change materials constitute modified forms of the Te-Ge-Sb phase-change alloys. This elemental modification is achieved by the incorporation of transition metals into the basic Te-Ge-Sb ternary system, with or without an additional chalcogen element, such as Se.

An example of an elementally modified phase-change material is a phase-change material which includes Te, Ge, Sb and a transition metal, in the ratio  $(\text{Te}_a\text{Ge}_b\text{Sb}_{100-(a+b)})_c\text{TM}_{100-c}$  where the subscripts are in atomic percentages which total 100% of the constituent elements, wherein TM is one or more transition metals, a and b are as set forth herein above for the basic Te-Ge-Sb ternary system and c is preferably between about 90% and about 99.99%. The transition metal preferably include Cr, Fe, Ni, Nb, Pd, Pt and mixtures or alloys thereof.

Another example of an elementally modified phase-change material is a phase-change material which includes Te, Ge, Sb, Se and a transition metal, in the ratio  $(\text{Te}_a\text{Ge}_b\text{Sb}_{100-(a+b)})_c\text{TM}_d\text{Se}_{100-(c+d)}$  where the subscripts are in atomic percentages which total 100% of the constituent elements, TM is one or more transition metals, a and b are as set forth hereinabove for the basic Te-Ge-Sb ternary system, c is preferably between about 90% and 99.5% and d is preferably between about 0.01% and 10%. The transition metal preferably includes Cr, Fe, Ni, Pd, Pt, Nb and mixtures or alloys thereof.

The memory element includes means for applying the energy to the volume of memory material. When the energy is electrical energy, the memory element may include electrical contacts for supplying the voltage or current to the volume of memory material. The shape of the contacts as well as their positioning relative to the volume of memory material may be varied to form different device structures.

As an example, the electrical contacts may include first and second contacts positioned adjacent to the memory material. An example of a memory element design is provided in U.S. Patent Application Number 09/276,273, the disclosure of which is incorporated herein by reference.

5           A characteristic of electrical memory devices, is its resistance to dosages of radiation. This is referred to as the "radiation hardness" of the device. In particular, radiation penetrating semiconductor materials such as silicon and silicon oxides may be affected by doses of radiation. For example, the radiation generates mobile electrons and holes in the silicon oxide. The holes are quickly trapped and  
10           immobilized near the interface of the silicon oxide and silicon where their charges change the electrical characteristics of the device.

          Various techniques have been developed for forming or treating the silicon oxide so as to improve the radiation hardness of the device. Preferably, the memory system of the present invention are preferably adapted to be "radiation  
15           hard", that is, resistant to radiation.

          It is to be understood that the disclosure set forth herein is presented in the form of detailed embodiments described for the purpose of making a full and complete disclosure of the present invention, and that such details are not to be interpreted as limiting the true scope of this invention as set forth and defined in the  
20           appended claims.

**W Claim:****1. A memory system, comprising:**

one or more memory cells, each of said memory cells including a programmable resistance element programmable to at least a first resistance state and a second resistance state;

one or more reference cells, each of said reference cells including a programmable resistance element programmable to at least said first resistance state and said second resistance state; and

a comparison circuit in electrical communication with said memory cells and with said reference cells, said comparison circuit adapted to compare at least one sense signal developed by at least one of said memory cells with at least one reference signal developed by at least one of said reference cells and to provide at least one output signal in response to said comparisons.

2. The memory system of claim 1, wherein each of said at least one sense signal is developed by directing at least one sense current through at least one of said memory cells, and each of said at least one reference signal is developed by directing at least one reference current through at least one of said reference cells.

3. The memory system of claim 1, wherein said at least one sense signal and said at least one reference signal are voltages.

4. The memory system of claim 1, wherein said one or more reference cells is a plurality of reference cells including one or more first reference cells programmed to said first resistance state and one or more second reference cells programmed to said second resistance state.

5. The memory system of claim 4, wherein said at least one reference signal includes a reference signal developed by at least one of said first reference cells and at least one of said second reference cells.

6. The memory system of claim 4, wherein said at least one reference signal includes a reference signal which is a combination of a first signal developed by at least one of said first reference cells and a second signal developed by at least one of said second reference cells.

5

7. The memory system of claim 4, wherein said at least one reference signal includes a reference signal developed by at least one of said first reference cells.

10

8. The memory system of claim 4, wherein said at least one reference signal includes a reference signal developed by at least one of said second reference cells.

15

9. The memory system of claim 4, wherein said at least one reference signal is a plurality of reference signals including a first reference signal developed by at least one of said first reference cells and a second reference signal developed by at least one of said second reference cells.

20

10. The memory system of claim 1, wherein said at least one sense signal includes a sense signal developed by one of said memory cells.

25

11. The memory system of claim 1, wherein the programmable resistance element of said at least one memory cell and said at least one reference cell is a programmable resistor.

12. The memory system of claim 1, wherein the programmable resistance element of said at least one memory cell and said at least one reference cell comprises a phase-change material.

30

13. The memory system of claim 1, wherein the programmable resistance element of said at least one memory cell and said at least one reference cell comprises a chalcogen element.

14. The memory system of claim 1, wherein each of said memory cells and each of said resistance cells is programmable to at least three resistance states.

5 15. The memory system of claim 14, wherein said one or more reference cells is three or more reference cells, each of said reference cells programmable to a unique one of said at least three resistance states.

10 16. The memory system of claim 1, wherein said comparison circuit is further adapted to latch said at least one sense signal and said at least one reference signal.

17. The memory system of claim 1, wherein said comparison circuit is further adapted to latch said sense signal and said reference signal.

15 18. The memory system of claim 1, wherein said system is adapted to be radiation hard.

19. A memory system, comprising:  
one or more memory cells, each of said memory cells including a  
20 programmable resistance element programmable to at least a first resistance state and a second resistance state;  
one or more reference cells, each of said reference cells including a  
programmable resistance element programmable to at least said first resistance  
state and said second resistance state; and  
25 a comparison circuit in electrical communication with said memory cells and with said reference cells, said comparison circuit adapted to compare a sense signal developed by one of said memory cells with a reference signal developed by at least one of said reference cells and to provide an output signal in response to said comparison.

30

20. The memory system of claim 19, wherein said sense signal is developed by directing at least one sense current through at least one of said memory cells, said



reference signal is developed by directing at least one reference current through at least one of said reference cells.

21. The memory system of claim 19, wherein said sense signal and said  
5 reference signal are voltages.

22. The memory system of claim 19, wherein said one or more reference cells  
is a plurality of reference cells including one or more first reference cells  
programmed to said first resistance state and one or more second reference cells  
10 programmed to said second resistance state.

23. The memory system of claim 22, wherein said reference signal is developed by  
at least one of said first reference cells and at least one of said second reference  
cells.  
15

24. The memory system of claim 22, wherein said reference signal is a  
combination of a first signal developed by at least one of said first reference cells  
and a second signal developed by at least one of said second reference cells.

20 25. The memory system of claim 19, wherein said memory cells and said  
reference cells are arranged in rows and columns in a memory array, said memory  
array including:

a plurality of row lines, each of said row lines associated with a  
corresponding row of said memory array and coupled to said memory cells and/or  
25 said reference cells in said corresponding row; and

a plurality of column lines, each of said column lines associated with a  
corresponding column of said first memory array and coupled to said memory cells  
and/or said reference cells in said corresponding column.

30 26. The memory system of claim 25, wherein said reference cells include one or  
more first reference cells programmed to said first resistance state and one or more  
second reference cells programmed to said second resistance state.

27. The memory system of claim 26, said memory cells is at least one column of memory cells, said first reference cells is at least one column of first reference cells and said second reference cells is at least one column of second reference cells.

5

28. The memory system of claim 27, wherein the column lines corresponding to said at least one column of first reference cells and the column lines corresponding to said at least one column of second reference cells are coupled together at a reference node.

10

29. The memory system of claim 28, wherein said comparison circuit includes one or more comparators, each of said comparators having a first and a second input, each of said comparators adapted to compare a first input signal received on the first input with a second input signal received on the second input.

15

30. The memory system of claim 29, wherein each of the column lines corresponding to said at least one column of memory cells is coupled to the first input of a corresponding comparator, said reference node being coupled to the second input of each of said comparators.

20

31. The memory system of claim 29, wherein each of said comparators is a sense amplifier.

25

32. The memory system of claim 19, wherein said comparison circuit is further adapted to latch said sense signal and said reference signal.

33. The memory system of claim 19, wherein the programmable resistance element of each of said at least one memory cell and said at least one reference cell comprises a programmable resistor.

30

34. The memory system of claim 19, wherein the programmable resistance element of each of said plurality of memory cells and each of said at least one reference cell comprises a phase-change memory material.

35. The memory system of claim 19, wherein the programmable resistance element of each of said at least one memory cell and each of said at least one reference cell comprises a chalcogen element.

5 36. The memory system of claim 19, wherein said memory system is adapted to be radiation hard.

37. A memory system, comprising:

at least a first and a second memory array, each of said arrays comprising:

10 one or more memory cells, each of said memory cells including a programmable resistance element programmable to at least a first resistance state and a second resistance state;

one or more reference cells, each of said reference cells including a programmable resistance element programmable to at least said first resistance state and said second resistance state; and

15 a comparison circuit in electrical communication with said first and second arrays, said comparison circuit adapted to compare at least one sense signal developed by at least one of said memory cells of said first array with at least one reference signal developed by at least one of said reference cells of said second array, said comparison circuit adapted to compare at least one sense signal developed by at least one of said memory cells of said second array with at least one reference signal developed by at least one of said reference cells of said first array, said comparison circuit adapted to provide at least one output signal in response to said comparisons.

25

38. The memory system of claim 37, wherein each of said at least one sense signal of each of said arrays is developed by directing at least one current through at least one of said memory cells of the corresponding array.

30 39. The memory system of claim 37, wherein each of said at least one reference signal of each of said arrays is developed by directing at least one current through at least one of said reference cells of the corresponding array.

40. The memory system of claim 37, wherein said at least one sense signal and said at least one reference signal of each of said arrays are voltages.

5 41. The memory system of claim 37, wherein said at least one sense signal of each of said arrays includes a sense signal developed by one of said memory cells of the corresponding array.

10 42. The memory system of claim 37, wherein said one or more reference cells of each of said arrays is a plurality of reference cells including one or more first reference cells programmed to said first resistance state and one or more second reference cells programmed to said second resistance state.

15 43. The memory system of claim 42, wherein said at least one reference signal of each of said arrays includes a reference signal developed by at least one of said first reference cells and at least one of said second reference cells of the corresponding array.

20 44. The memory system of claim 42, wherein said at least one reference signal of each of said arrays includes a reference signal which is a combination of at least one first signal developed by at least one of said first reference cells of the corresponding array and at least one second signal developed by at least one of said second reference cells of the corresponding array.

25 45. The memory system of claim 42, wherein said at least one reference signal of each of said arrays includes a reference signal developed by at least one of said first reference cells of the corresponding array.

30 46. The memory system of claim 42, wherein said at least one reference signal of each of said arrays includes a reference signal developed by at least one of said second reference cells of the corresponding array.

47. The memory system of claim 42, wherein said at least one reference signal of each of said arrays includes a first reference signal developed by at least one of said first reference cells and a second reference signal developed by at least one of said second reference cells of the corresponding array.

5

48. The memory system of claim 42, wherein said at least one sense signal of each of said arrays is a sense signal developed by one of said memory cells of the corresponding array, said at least one reference signal of each of said arrays is a reference signal developed by at least one of said first reference cells and at least one of said second reference cells of the corresponding array, said comparison circuit is adapted to compare the sense signal of one of said arrays with the reference signal of the other of said arrays and provide an output signal in response to said comparison.

10

49. The memory system of claim 37, wherein each of said memory arrays further comprises:

15

a plurality of row lines and a plurality of column lines associated with corresponding rows and columns of said arrays, said row lines coupled to memory cells and/or reference cells in respective rows of the corresponding array, said column lines coupled to memory cells and/or reference cells in respective columns of the corresponding array.

20

50. The memory system of claim 49, wherein said reference cells of each of said arrays includes a row of reference cells.

25

51. The memory system of claim 50, wherein said row of reference cells of each of said arrays includes at least one first reference cell programmed to said first resistance state and at least one second reference cell programmed to said second resistance state.

30

52. The memory system of claim 50, wherein said row of reference cells of each of said arrays comprises one or more pairs of reference cells where each of said

pairs includes a first reference cell programmed to said first resistance state and a second reference cell programmed to said second resistance state.

53. The memory system of claim 52, wherein said at least one reference signal of each of said arrays includes a reference signal developed by one of said pairs of reference cells.

54. The memory system of claim 52, wherein the column line corresponding to the first reference cell is selectively coupled to the column line corresponding to the second reference cell for each of said pairs of reference cells of each of said arrays.

55. The memory system of claim 49, wherein said comparison circuit comprises one or more comparators, each of said comparators having a first input and a second input, each of said comparators adapted to compare a first input signal received on said first input with a second input signal received on said second input.

56. The memory system of claim 55, wherein each of said column lines of said first array is coupled to the first input of a corresponding comparator, and further wherein each of said column lines of said second array is coupled to the second input of a corresponding comparator.

57. The memory system of claim 55, wherein each of said comparators is a sense amplifier.

58. The memory system of claim 54, wherein said corresponding column lines are selectively coupled through the current path of MOS transistors.

59. The memory system of claim 37, wherein said memory cells and said resistance cells of each of said arrays are programmable to at least three resistance states.

60. The memory system of claim 59, wherein said one or more reference cells of each of said arrays is three or more reference cells, each of said reference cells programmed to a unique one of said at least three resistance states.

5 61. The memory system of claim 37, wherein said programmable resistance element comprises a programmable resistor.

62. The memory system of claim 37, wherein said programmable resistance element comprises a phase-change memory material.

10

63. The memory system of claim 37, wherein said programmable resistance element comprises at least one chalcogen element.

15

64. The memory system of claim 37, wherein said comparison circuit is further adapted to latch said sense signals and said reference signals of said first and second arrays.

20

65. The memory system of claim 37, wherein said memory system is adapted to be radiation hard.

25

66. A memory system, comprising:

at least a first programmable resistance element programmable to at least a first resistance state and a second resistance state;

at least a second programmable resistance element programmable to at least said first resistance state and said second resistance state, said second element programmed to said first resistance state;

30

at least a third programmable resistance element programmable resistance element programmable to at least said first resistance state and said second resistance state, said third element programmed to said second resistance state; and

a comparison circuit in electrical communication with each of said resistance elements, said comparison circuit adapted to compare a sense signal developed by

said first element with at least one reference signal developed by at least said second element and/or said third element, and to provide at least one output signal in response to said comparisons.

5      67.    The memory system of claim 66, wherein said sense signal is developed by directing a current through said first element, said at least one reference signal developed by directing currents through said second and/or said third programmable resistance elements.

10     68.    The memory system of claim 66, wherein said at least one reference signal is a reference signal developed by at least said second element and said third element.

15     69.    The memory system of claim 66, wherein said at least one reference signal is a first reference signal developed by at least said second element and a second reference signal developed by at least said third element.

20     70.    The memory system of claim 66, wherein said sense signal and said at least one reference signal are voltages.

71.    The memory system of claim 66, wherein each of said programmable resistance elements are programmable resistors.

25     72.    The memory system of claim 66, wherein each of said programmable resistance elements comprise a phase-change material.

73.    The memory system of claim 66, wherein each of said programmable resistance elements comprise at least one chalcogen element.

30

74.    The memory system of claim 66, wherein each of said programmable resistance elements are radiation hard.



75. A memory system, comprising:

a memory cell comprising a programmable resistance element programmable to at least a first resistance state and a second resistance state, said memory cell interconnecting a row line and a column line; and

5 a power line, distinct from said row line and said column line, coupling said memory cell to a power source.

76. The memory system of claim 75, wherein said column line is coupled or selectively coupled to a first terminal of said programmable element, said power line  
10 is coupled or selectively coupled to a second terminal of said programmable element.

77. The memory system of claim 75, further comprising a switching element selectively coupling said column line to a first terminal of said programmable  
15 resistor, said switching element having a control terminal coupled to said row line, said switching element rendered conductive when a control signal is applied to said control terminal, said power line coupled to a second terminal of said programming element.

20 78. The memory element of claim 77, wherein said switching element is a MOS transistor having a gate, said control terminal being said gate.

79. The memory element of claim 75, further comprising a switching element selectively coupling said power line to a first terminal of said programmable resistor,  
25 said switching element having a control terminal coupled to said row line, said switching element rendered conductive when a control signal is applied to said control terminal, said column line coupled to a second terminal of said programming element.

30 80. The memory system of claim 79, wherein said switching element is a MOS transistor having a gate, said control terminal being said gate.

81. The memory system of claim 75, wherein said power source is a voltage source.

5 82. The memory system of claim 84, wherein said power source is programmable to at least two power levels.

83. The memory system of claim 75, wherein said programmable resistance element is a programmable resistor.

10 84. The memory system of claim 75, wherein said programmable resistance element comprises a phase-change memory material.

85. The memory system of claim 75, wherein said programmable resistance element comprises at least one chalcogen element.

15 86. A method of reading a memory cell, said memory cell including a programmable resistance element programmable to at least a first resistance state and a second resistance state, said method comprising the steps of:

20 providing one or more reference cells, each of said reference cells including a programmable resistance element programmable to at least said first resistance state and said second resistance state;

developing a sense signal by directing a current through said memory cell;

developing at least one reference signal by directing at least one current through at least one of said reference cells;

25 comparing said sense signal with said at least one reference signal; and providing an output signal in response to said comparing step.

87. The method of claim 86, wherein said output signal is indicative of the resistance state of said memory cell.

30 88. The method of claim 86, wherein said sense signal and said at least one reference signal are voltages.

89. The method of claim 86, wherein said developing a sense signal step is performed without exceeding the threshold voltage of the programmable resistance element of said memory cell.

5 90. The method of claim 86, wherein said developing a reference signal step is performed without exceeding the threshold voltages of the programmable resistance elements of said reference cells.

10 91. The method of claim 86, wherein said comparing step comprises the step of: latching said sense signal and said at least one reference signal.

15 92. The method of claim 86, wherein said one or more reference cells comprises one or more first reference cells programmed to said first resistance state and one or more second reference cells programmed to said second resistance state.

20 93. The method of claim 92, wherein said at least one reference signal comprises a reference signal developed by at least one of said first reference cells and at least one of said second reference cells.

94. The method of claim 92, wherein said at least one reference signal comprises a first reference signal developed by at least one of said first reference cells and a second reference signal developed by at least one of said second reference cells.

25 95. The method of claim 86, wherein said programmable resistance elements of said memory cell and said at least one reference cell comprise a programmable resistor.

30 96. The method of claim 86, wherein said programmable resistance elements of said memory cell and said at least one reference cell comprise a phase-change material.

97. The method of claim 86, wherein said programmable resistance elements of said memory cell and said at least one reference cell comprises a chalcogen element.

5 98. A method of reading a memory cell, said memory cell comprising a programmable resistance element programmable to at least a first resistance state and a second resistance state, said memory cell interconnecting a row line and a column line, said method comprising the steps of:

directing said column line to a first voltage level;  
10 directing said row line to a second voltage level sufficient to cause a current to flow through said programmable resistance element, said current directing said column line to a third voltage level; and  
comparing said third voltage level to a reference voltage.

15 99. The method of claim 98, wherein said reference voltage is developed by directing at least one current through one or more reference cells, each of said reference cells comprising a programmable resistance element programmable to at least a first resistance state and a second resistance state.

20 100. The method of claim 98, wherein said first voltage is such that the voltage drop across said programmable resistance element is less than the threshold voltage thereof.

101. The method of claim 98, further comprising the step of:  
25 after said comparing step, providing an output signal in response to said comparing step.

102. The method of claim 99, wherein said reference cells comprises one or more first reference cells programmed to said first resistance state and one or more  
30 second reference cells programmed to said second resistance state.

103. A method of operating a memory cell, said memory cell interconnecting a column line and a row line, said memory cell including a programmable resistance element programmable to at least a first resistance state and a second resistance state, said programmable element having at least a first and second terminal, said first terminal coupled or selectively coupled to said column or said row line, said second terminal coupled or selectively coupled to a third line distinct from said column and row lines, said method comprising the steps of:

reading data from said programmable element, said reading step comprising the step of developing a first potential difference across said programmable element; and

writing data to said programmable element, said writing step comprising the step of developing a second potential difference across said programmable element.

104. The method of claim 103, wherein said first potential difference developing step comprises the step of applying a first voltage to said second terminal via said third line.

105. The method of claim 103, wherein said second potential difference developing step comprises the step of applying a second voltage to said second terminal via said third line.

106. The method of claim 104, wherein said first potential difference is less than the threshold voltage of said programming element.

107. The method of claim 103, wherein said second potential difference is greater than the threshold voltage of said programming element.

108. The method of claim 103, wherein said writing step further comprises the step of directing a current through said programmable resistance element.

109. The method of claim 103, wherein said reading step further comprises the step of directing a current through said programmable resistance element.

5 110. The method of claim 103, wherein said programming element is a programmable resistor.

111. The method of claim 103, wherein said programming element comprises a phase-change material.

10

112. The method of claim 103, wherein said programming element comprises at least one chalcogen element.




FIGURE 1




FIGURE 2A






FIGURE 2B




FIGURE 2C




FIGURE 2D




FIGURE 3




FIGURE 4




FIGURE 5




FIGURE 6A




FIGURE 6B




FIGURE 6C






FIGURE 7

## INTERNATIONAL SEARCH REPORT

International application No.  
PCT/US00/33562**A. CLASSIFICATION OF SUBJECT MATTER**

IPC(7) : G11C 7/00, 16/06, 17/00, 11/00, 7/02

US CL : 365/189.07, 185.2, 185.21, 100, 148, 200, 207

According to International Patent Classification (IPC) or to both national classification and IPC

**B. FIELDS SEARCHED**

Minimum documentation searched (classification system followed by classification symbols)

U.S. : 365/189.07, 185.2, 185.21, 100, 148, 200, 207

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched  
NONE

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)

USPTO APS EAST

**C. DOCUMENTS CONSIDERED TO BE RELEVANT**

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X --- Y	US 5,737,260 A (TAKATA et al) 07 April 1998 (07.04.1998), col. 1, lines 11-21; col. 5, line 2-5 and 66-67; col. 6, lines 1-4 and 18-61; col. 7, line 14-42; and figs. 3 and 7.	1-10, 14-17, 19-32, 37-60, 64, 66-70 ----- 11-13, 18, 33-36, 61-63, 65, 71-74, 83-102
A,P	US 6,080,592 A (PAZ DE ARAUJO et al) 27 June 2000 (27.06.2000), col. 1, line 53-56.	18, 36, 65, 74
A	US 5,883,827 A (MORGAN) 16 March 1999 (16.03.1999), abstract and fig. 2.	1-74, 86-102



Further documents are listed in the continuation of Box C.



See patent family annex.

* Special categories of cited documents:	"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention
"A" document defining the general state of the art which is not considered to be of particular relevance	"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone
"E" earlier document published on or after the international filing date	"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art
"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)	"&" document member of the same patent family
"O" document referring to an oral disclosure, use, exhibition or other means	
"P" document published prior to the international filing date but later than the priority date claimed	

Date of the actual completion of the international search

19 JANUARY 2001

Date of mailing of the international search report

APR 05 2001

Name and mailing address of the ISA/US  
Commissioner of Patents and Trademarks  
Box PCT  
Washington, D.C. 20231

Facsimile No. (703) 305-3230

Authorized officer

CONNIE YOHA

Telephone No. (703) 306-5731

*Connie Yoha*

# INTERNATIONAL SEARCH REPORT

International application No.  
PCT/US00/33562

## C (Continuation). DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	US 3,936,880 A (PAYNE) 10 August 1999 (10.08.1999), figs. 6, 9 and col. 6, line 42-48.	75-85, 103-112
X --- Y	US 5,787,042 A (MORGAN) 28 July 1998 (28.07.1998), col. 4, lines 6-11.	1-10, 14-17, 19-32, 37-60, 64, 66-70 ----- 11-13, 18, 33-36, 61-63, 65, 71-74, 83-102

# INTERNATIONAL SEARCH REPORT

International application No.  
PCT/US00/33562

## Box I Observations where certain claims were found unsearchable (Continuation of Item 1 of first sheet)

This international report has not been established in respect of certain claims under Article 17(2)(a) for the following reasons:

1. ☐ Claims Nos.:  
because they relate to subject matter not required to be searched by this Authority, namely:
  
2. ☐ Claims Nos.:  
because they relate to parts of the international application that do not comply with the prescribed requirements to such an extent that no meaningful international search can be carried out, specifically:
  
3. ☐ Claims Nos.:  
because they are dependent claims and are not drafted in accordance with the second and third sentences of Rule 6.4(a).

## Box II Observations where unity of invention is lacking (Continuation of Item 2 of first sheet)

This International Searching Authority found multiple inventions in this international application, as follows:

Please See Extra Sheet.

1. ☒ As all required additional search fees were timely paid by the applicant, this international search report covers all searchable claims.
2. ☐ As all searchable claims could be searched without effort justifying an additional fee, this Authority did not invite payment of any additional fee.
3. ☐ As only some of the required additional search fees were timely paid by the applicant, this international search report covers only those claims for which fees were paid, specifically claims Nos.:
  
4. ☐ No required additional search fees were timely paid by the applicant. Consequently, this international search report is restricted to the invention first mentioned in the claims; it is covered by claims Nos.:

Remark on Protest

- ☐ The additional search fees were accompanied by the applicant's protest.  
☐ No protest accompanied the payment of additional search fees.

## INTERNATIONAL SEARCH REPORT

International application No.  
PCT/US00/33562

### BOX II. OBSERVATIONS WHERE UNITY OF INVENTION WAS LACKING

This ISA found multiple inventions as follows:

This application contains the following inventions or groups of inventions which are not so linked as to form a single inventive concept under PCT Rule 13.1. In order for all inventions to be searched, the appropriate additional search fees must be paid.

Group I, claims 1-74 and 86-102, drawn to comparison circuit in a memory system including reference cells.

Group II, claims 75-85 and 103-112, drawn to powering, supplying power to memory system.

The inventions listed as Groups I and II do not relate to a single inventive concept under PCT Rule 13.1 because, under PCT Rule 13.2, they lack the same or corresponding special technical features for the following reasons: Invention in Group I has separate utility such as it has a comparison circuit in electrical communication with the memory cells and with the reference cells. The comparison circuit adapted to compare sense signal developed by memory cells with the reference signal developed by reference cells. Invention in Group II has separate utility such as it drawn to powering and supplying power to memory system.

**THIS PAGE BLANK (USPTO)**